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This report provides summary of the interface and semantics for the processor extensions 
defined by the SP Processor [1][2] (where SP is the name of the design, which informally 
stands for “secret protected”).
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A. SP modes, modules and processing verification 
 A processor mode is entered via a corresponding SP “begin” instruction 
 SP is in a mode IFF SP is executing the corresponding type of module 
 Module instructions checked via inline hashes and corresponding key: 
Instruction Module Hash Key 
BEGIN_A-CEM A-TSM DRK 
BEGIN_U-CEM U-TSM DMK 
BEGIN_CIC I-TSM DRK  
 On return from an interrupt, InterruptHash of previous registers (uses DRK/DMK), 
and InterruptAddr (previous instruction) are checked; both values can be saved 
and restored by ring -2 to multiplex modes. Separate hash and addr values may be 
provided for each mode (A-TSM is not yet decided). 
B. SP-resident master secrets – arbitrary values, 2-words1 each 
 UserMasterKey –  UMK – read by UTSM; written only by lowest ring. Volatile 
storage 
 DeviceRootKey – DRK – stored by “secure bios,” and locked until the next power 
cycle.2  Non-volatile storage. 
 StorageRootHash– SRH – read and written by ATSM. Non-volatile storage. 
 DeviceMasterKey – DMK – stored by “secure bios,” and locked until the next power 
cycle.2  Non-volatile storage. 
C. SP transformation functions 
 Derive() –  2-word to 2-word crypto-hash function available to ATSM 
i. Based on DRK 
 CEM Load/Store() – Available to ATSM/UTSM 
i. Encrypt & hash one word on exit from processor cache– decrypt and check hash 
on load 
ii. Based on DRK/DMK 
 
                                                
1 Word size depends on the architecture: e.g., 32 or 64 bits, and whether multiple load instructions are to be 
used. 




Figure 1. Authority Mode Features 





Note that Table 3 uses obsolete names “Local Storage Hash” (SRH) and “DAK, which 
have been changed to “Storage Root Hash” (SRH), and DRK, respectively. 
Table 3. Authority Mode Instructions and Parameters 
Table 2. SP Instructions and Parameters 
 | SP Summary 
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Table 4. SP Internal Transformations (User and Authority Mode) 
Instruction Prerequisite  
State  








Active_CEM  - Encrypt registers in place 
- Store hash4 of concatenated, 
encrypted registers to 
CEM.IntHash 
- Store PC to CEM.RetAddr 









PC and GP 
registers 
Preserves 









CEM   
- Previous PC 
and GP registers 
loaded by 
software 
- If PC matches 
CEM.RetAddr6 then ( 
-- if  hash of GP registers 
matches CEM.IntHash then ( 
--- Decrypt registers in place;  
--- process PC)) 
Active_ CEM None Restores CEM 




                                                
3 HW interrupt or software exception 
4 IV for the register encryption will likely be stored with the hash. 
5 Any HW Jump or return from interrupt 
6 SP designers intend to introduce a feature to prevent accidental return to the PC address from a different 
address space, which could be handled in a few different ways, depending on OS support.  If hash check 
fails, SP will raise an exception. 
Figure 1. SP State Diagram (User Mode; Auth Mode not yet clear) 
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